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Abstract. Numerous code optimization techniques, including loop nest
optimizations, have been developed over the last four decades. Loop opti-
mization techniques transform loop nests to improve the performance of
the code on a target architecture, including exposing parallelism. Find-
ing and evaluating an optimal, semantic-preserving sequence of transfor-
mations is a complex problem. The sequence is guided using heuristics
and/or analytical models and there is no way of knowing how close it gets
to optimal performance or if there is any headroom for improvement.
This paper makes two contributions. First, it uses a comparative anal-
ysis of loop optimizations/transformations across multiple compilers to
determine how much headroom may exist for each compiler. And second,
it presents an approach to characterize the loop nests based on their hard-
ware performance counter values and a Machine Learning approach that
predicts which compiler will generate the fastest code for a loop nest.
The prediction is made for both auto-vectorized, serial compilation and
for auto-parallelization. The results show that the headroom for state-of-
the-art compilers ranges from 1.10x to 1.42x for the serial code and from
1.30x to 1.71x for the auto-parallelized code. These results are based on
the Machine Learning predictions.
1 Introduction
Modern architectures have been evolving towards greater number of cores on the
chip, as well as, improving the processing capabilities of individual cores. Each
core in the current multi-core architectures includes the capability to process
Single Instruction Multiple Data (SIMD) or Vector instructions. State-of-the-
art compilers, or code optimizers, use advanced loop transformation techniques
to modify the loop nests so as to take advantage of these SIMD instructions. The
underlying code optimization techniques in the compilers to auto-vectorize the
loop nests[19,1,26] require careful analysis of data dependences, memory access
patterns, etc. Similarly, a serial version of the loop nest may be parallelized i.e.
transformed such that loop iterations can be reordered and scheduled for parallel
execution across the multiple cores. These transformations are characterized
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as auto-parallelization techniques[18,13,15,14,16,3,7] and the end product is a
multi-threaded code.
Some key transformations for optimizing loop nests[26,12] are Distribution,
Fusion, Interchange, Skewing, Tiling and Unrolling. The best set of transforma-
tions for a given loop nest can be any possible sequence of these transformations
with even repeating transformations. Even though the compilers may have the
ability to perform important loop transformations, the built-in heuristics and
analytical models that drive these optimizations to determine the order and the
profitability of these transformations may lead to sub-optimal results. Evalua-
tion studies[23,17,10] have shown that state-of-the-art compilers may miss out on
opportunities to optimize the code for modern architectures. But a major chal-
lenge in developing heuristics and profitability models is predicting the behavior
of a multi-core processor which has complex pipelines, multiple functional units,
memory hierarchy, hardware data prefetching, etc. Parallelization of loop nests
involve further challenges for the compilers, since communication costs based
on the temporal and spatial data locality among iterations have an impact on
the overall performance too. These heuristics and models differ between com-
pilers which leads to different quality of the generated code for the loop nests
and therefore, the performance may vary significantly. There are various compil-
ers and domain specific loop optimizers that perform auto-vectorization and, in
some cases, auto-parallelization such Intel ICC, GNU GCC, LLVM Clang, etc.
By observing their relative performance one can identify relative headroom.
Embedding Machine Learning models in compilers is continuously being ex-
plored by the research community[6,23,24,9,22,5,25,2]. Most of the previous work
used Machine Learning in the domain of auto-vectorization, phase-ordering and
parallelism runtime settings. This work applies Machine Learning on a coarser
level, in order to predict the most suited code optimizer - for serial as well as
parallel code.
Previous studies have shown that hardware performance counters can suc-
cessfully capture the characteristic behavior of the loop nests. In those stud-
ies, Machine Learning models either use a mix of static features (collected from
source code at compile time) and dynamic features (collected from profiling)[23,24],
or exclusively use dynamic features[6,25,2]. This work belongs to the second class
and exclusively uses hardware performance counters collected from profiling a
serial (-O1) version of a loop nest and uses these dynamic features as the input
for the Machine Learning classifiers. It also shows that it is feasible to use hard-
ware performance counters from an architecture to make predictions for similar
multi-core architectures.
The focus of this work is to consider state-of-the art code optimizers and
then use Machine Learning algorithms to make predictions for better, yet clearly
achievable performance for the loop nests using these code optimizers. This is
what defines a possible headroom. We believe that recognizing the inherent be-
havior of loop nests using hardware performance counters and Machine Learning
algorithms will present an automated mechanism for compiler writers to identify
where to focus on making improvements in order to achieve better performance.
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2 Experimental Methodology
This section describes the candidate code optimizers and the architectures that
we considered for this work and methodology for conducting the experiments.
2.1 Code Optimizers
In this work we considered 4 candidate code optimizers, as shown in Table 1,
including Polly[11,20], a Polyhedral Model based optimizer for LLVM. 2 out
of those 4 optimizers can perform auto-parallelization of the loop nests. The
hardware performance counters are collected using an executable generated by
icc with flags -O1 -no-vec, in order to disable all loop transformations, and
disable vector code and parallel code generation.
2.2 Benchmarks
The first benchmark suite that we use for our experiment is Test Suite for Vec-
torizing Compilers (TSVC) as used by Callahan et al.[4] and Maleki et al.[17]
for their works. This benchmark was developed to assess the auto-vectorization
capabilities of compilers. Therefore, we only use those loop nests in the serial
code related experiments. The second benchmark suite that we collect loop nests
from is Polybench[21]. This suite consists of 30 benchmarks that perform numer-
ical computations used in various domains such as linear algebra computations,
image processing, physics simulation, etc. We use Polybench for experiments in-
volving both serial and auto-parallelized code. We use the two largest datasets
from Polybench to create our ML dataset. In our experience, the variance of
both the hardware performance counter values and the most suited code opti-
mizer for the loop nests across the two datasets, was enough to treat them as
two different loop nests. This variance can be attributed to two main reasons.
First, a different set of optimizations being performed by the optimizers based
on the built-in analytical models/heuristics that drive those optimizations, since
properties like loop trip counts usually vary across datasets. Second, the per-
formance across datasets on an architecture with a memory hierarchy, where
the behavior of memory may change on one or more levels. This analysis was
required to prevent the ML algorithms from overfitting.
Code
Optimizer
Version Flags (Auto-Parallelization flags)
Auto-
Parallelization
clang (LLVM) 6.0.0 -Ofast -march=native No
gcc (GNU) 5.4.0 -Ofast -march=native No
icc (Intel) 18.0.0 -Ofast -xHost (-parallel) Yes
polly 6.0.0
-O3 -march=native -polly
-polly-vectorizer=stripmine
-polly-tiling (-polly-parallel)
Yes
Table 1: Candidate Code Optimizer and their flags
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2.3 Experimental Platforms
For the experiments, we used two recent Intel architectures. The first architecture
is a four-core Intel Kaby Lake Core i7-7700K. This architecture supports Intel’s
SSE, AVX and AVX2 SIMD instruction set extensions. The second architecture
we use is a two sixteen-core Intel Skylake Xeon Gold 6142. The Skylake architec-
ture supports two more SIMD instruction set extensions, i.e., AVX-512CD and
AVX-512F than the Kaby Lake architecture. For the auto-parallelization related
experiments, only one thread is mapped per core.
We skip dynamic instruction count as a feature and normalize the rest of the
hardware performance counters in terms of per kilo instructions (PKI). We ex-
clude loop nests that have low value for crucial hardware performance counters
such as instructions retired. From our experiments, we discovered two interesting
correlations among hardware performance counters and the characteristic behav-
ior of the loop nests. First, the hardware performance counters values from Kaby
Lake architecture (after disabling loop transformations and vector code gener-
ation) were sufficient to get well trained ML model to make predictions for a
similar architecture like the Skylake architecture. Second, for predicting the most
suited candidate for serial code and for the auto-parallelized code for a loop nest,
the same set of hardware performance counters, collected from profiling a serial
version, can be used to train the ML model and achieve satisfactory results.
2.4 Machine Learning Model Evaluation
For training and evaluating our Machine Learning model, we use Orange[8]. We
use Random Forest (RF) as the classifier for all the experiments. We randomly
partition our dataset into Training dataset (75%) and Validation dataset (25%).
The training dataset allows us to train and tune the ML models. We evaluate
our trained models on Accuracy and Area Under Curve (AUC). Whereas, the
validation dataset is a set of unseen loop nests that we use to make predictions.
For serial code experiments, there are 209 instances (loop nests) in the training
dataset and 69 instances in the validation dataset. For auto-parallelized code
experiments, there are 147 instances in the training dataset and 49 instances in
the validation dataset. The predicted optimizer’s execution time as compared to
that of the most suited optimizer’s execution time will be same in case of correct
predictions and higher in case of mispredictions.
We repeat our ML experiments thrice in order to validate our results, i.e., we
randomly split the dataset, train new ML models and then make the predictions.
We take into account the unique instances from the three validation datasets
for measurements. Therefore, the number of instances differ between similar
experiments.
3 Experimental Analysis
For evaluating the results, we calculate the speedup of ML predictions over can-
didate code optimizers, i.e., the speedup obtained if the code optimizer recom-
mended by the ML model was used to optimize loop nests instead of a candidate.
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Predicted
Actual
Clang GCC ICC Polly
Clang 5 0 13 7 25
GCC 1 0 13 2 16
ICC 2 0 96 2 100
Polly 2 0 15 14 31
10 0 137 25 172
(c) Confusion Matrix for Kaby Lake
Predicted
Actual
Clang GCC ICC Polly
Clang 4 4 14 1 23
GCC 4 10 11 3 28
ICC 4 5 68 4 81
Polly 0 5 8 15 28
12 24 101 23 160
(d) Confusion Matrix for Skylake
Fig. 1: Speedup of Predictions for Serial Code
3.1 Predicting the Most Suited Code Optimizer for Serial Code
Fig. 1a and Fig. 1b show the results for the performance gains from the predic-
tions for the Kaby Lake and Skylake architectures, respectively. These predicted
gains can be viewed as the achievable headroom for each compiler. On the vali-
dation dataset, RF classifier predicted with an overall accuracy of 67% for Kaby
Lake and 61% for Skylake as shown in the confusion matrices in Fig. 1c and Fig.
1d respectively.
Across both architectures, Intel compiler performs well on majority of the
loop nests. Therefore, the Majority Classifier predicted ICC with 58% overall
accuracy for Kaby Lake and 50% overall accuracy for Skylake. The distribution of
performance of the ML predictions compared to ICC, the maximum performance
gain on a loop nest was 27x, whereas the maximum slowdown was 0.2x.
3.2 Predicting the Most Suited Code Optimizer for
Auto-Parallelized Code
For the auto-parallelization experiments, there are only two candidates: ICC
and Polly. The RF classifier predicted with an overall accuracy of 85% for Kaby
Lake and 72% for Skylake as shown in Fig. 2c. Since the validation dataset was
well balanced for the two targets, the Majority Classifier produced an overall
accuracy of 64% for Kaby Lake and 50% for Skylake. Based on the distribution
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(b) Predictions against
individual compilers
on Skylake
Predicted
ICC Polly
Actual
ICC 65 9 74
Polly 8 33 41
73 42 115
Predicted
ICC Polly
Actual
ICC 40 14 54
Polly 16 38 54
56 52 108
(c) Confusion Matrix for
Kaby Lake (top) and
Skylake (bottom)
Fig. 2: Speedup of Predictions for Auto-Parallelized Code
of performance of the ML predictions, when compared to ICC, the maximum
gain on a loop nest was 91x whereas the maximum slowdown was 0.09x.
4 Overall Analysis and Discussion
The performance gain from the ML predictions over the candidate code optimiz-
ers range from 1.10x to 1.42x for the serial code and from 1.30x to 1.71x for the
auto-parallelized code across two multi-core architectures. Counters related to
Cycles Per Instruction (CPI), D-TLB, memory instructions, cache performance
(L1, L2 and L3) and stall cycles were crucial indicators of the inherent behavior
of the loop nests.
On analyzing the validation datasets for serial code experiments, we found
that on an average for 95% of the loop nests, there was at least 5% performance
difference between the most suited code optimizer and the worse suited code
optimizer. For auto-parallelized code experiments, on an average for 91.5% of
the loop nests, there was at least 5% performance difference between the most
suited code optimizer and the worse suited code optimizer.
On the other hand, for the serial code experiments, for 68% of the loop nests,
there was at least 5% performance difference between the most suited code op-
timizer and the second most suited code optimizer. That suggests that for the
remaining 32% of the loop nests, it would be harder to make a distinction be-
tween the most suited code optimizer and the second one. Since the ML models’
overall accuracy are 67% for Kaby Lake and 61% for Skylake, we can infer that
they are doing very well on the loop nests that have a clear distinction about
the most suited code optimizer.
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